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ABSTRACT
The first on-chip three-level boost converter with 0.28 mm2 die size is imple-
mented using 65 nm CMOS technology. Leveraging the advantages of hybrid
switched capacitor converters, the converter manages to provide a maximum
output voltage of 4.5 V with the available 2.5 V devices in this technology.
The issue of capacitor imbalance, which has always been one of the factors
that hinder high-efficiency power converters, is resolved by the hybrid cur-
rent mode controller proposed in this work. The hardware implementation
demonstrates that the capacitor converges to its balance voltage within 270
µs. A new level shifter circuitry is established in this thesis to mitigate the
effect of asymmetrical gate signals by the level shifter. This delay-equalized
level shifter is able to produce a symmetric delay less than 1 ns, allowing
high-frequency phase-shifted switching operation in a hybrid switched ca-
pacitor (SC) converter. Together with both output voltage regulation and
capacitor balancing, the converter operates efficiently up to 45 MHz for wide
input range from 0.5 V to 3.0 V. This converter achieves a peak efficiency of
97.5% and peak output current of 83 mA.
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Internet of Things (IoT) has been playing an ever-increasing role in our daily
lives, enhancing human interaction with everyday objects [1]. One of the key
elements for this emerging trend in IoT is wireless sensor network (WSN). Its
mobility allows the sensors to be set up at any location to collect, gather and
transmit required data for desired operations such as environmental moni-
toring, medical healthcare, home automation, etc. However, these sensors
have limited physical link with the outside world. It is difficult to get access
to them for maintenance; thus, the lifetime of these devices ideally should
be infinite. Energy consumption of the sensors directly implies the network
efficiency. A sophisticated power management solution must be implemented
to extend the operational time and to create a high self-sustainability WSN
device. Ambient energy such as piezoelectric, thermoelectric and solar cell
are therefore the best resources to act as the power generation element [2–7].
As a result, the energy harvesting wireless sensor network (EH-WSN) has
become an attractive solution. However, there are some bottlenecks for this
solution that need to be resolved.
Most WSN devices require high supply voltage for their normal operations;
yet the energy and voltage levels from the energy harvesting sources are
much lower. For example, under nominal indoor lighting condition, each
dime-sized PV cell has a typical open circuit voltage at around 0.6 V with
few milliwatts (mW) available [3, 4], but the wireless sensor requires 1.8 V
to 3.3 V supply voltage with peak power consumption at hundreds of mW.
Apart from that, input voltages of these energy sources are usually low and
highly dependent on their series-parallel configurations as well as the ambient
conditions. Ambient conditions may include varying light intensity, exerted
force and thermal difference. Depending on the WSN operating mode, the
output current will vary as well. Inevitably, there will be voltage, current and
power mismatch between harvesters and the wireless sensor load. An energy
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buffer storage and sophisticated power converter are therefore needed.
Many efforts have been made to develop the energy harvesting stage.
Switched inductor converters have been proposed [2–6] to step-up or step-
down voltages to the desired conditions. For effective WSN operation, a
power converter that can accommodate wide input range with variable con-
version ratio is required, while simultaneously featuring high efficiency across
a wide conversion ratio. However, passive elements, especially the inductors
in the power converter, are the main concern due to their sizes and fabri-
cation process integration. On the other hand, switched capacitor convert-
ers (SCs) that have high integrability are proposed [7, 8] as an alternative
solution; yet, SC converters have their limitations when they come across
different conversion ratios. Even though SC converters with high current
rating [9] and continuous conversion ratio [10] can be seen in prior art, they
incur the expenses of exotic process and prohibitive chip area. Flying capac-
itor multilevel converters (FCMLs) or hybrid converters [?,11–18] that allow
passive component miniaturization with high efficiency and high device uti-
lization have received attention from researchers. Therefore, in this work, an
on-chip three-level boost converter that can accommodate wide input range
meanwhile maintaining high efficiency across different loads is developed for
the EH stage. The miniaturization of passive elements in hybrid converters
enables a more cost-efficient power converter that will push WSN to more
mobile and ubiquitous applications. The overview of the hybrid converter
and its comparison with switched-inductor based converters and SC convert-
ers are discussed in Chapter 2. The fundamental operation of the three-level
converter is included as well. Chapter 3 will further derive the mathemati-
cal model for its power loss considering conduction and switching loss. The
power loss model helps in designing the power MOSFET size, inductance
and switching frequency.
Hybrid converters are very beneficial in terms of power density, but there
are still some challenges associated with system and circuit design. Among
them, the capacitor voltage imbalance is always one of the critical issues
due to parasitic impedance, load and frequency variation [11,12]. Switching
devices may be broken if the flying capacitors are not maintained at appro-
priate voltages, which in this work is approximately half the output voltage
for a three-level boost converter. Reliability of the converter also degrades
quickly and significantly with excessive voltage stresses across power MOS-
2
FETs. Several approaches have been proposed for capacitor balancing, but
they either require an additional control loop to monitor the flying capaci-
tor [16] or are only applicable for duty ratio D < 0.5 [?, 17, 18]. This work
presents a hybrid current mode control that offers balanced capacitor voltage
for wide input range, no matter D < 0.5 or D > 0.5 (the capacitor varies little
from D = 0.5). The developed control method will be explained in Chapter
4 together with the discussion of other existing balancing techniques. On
the other hand, powering up the gate drive circuits is another challenge to
fully leverage the benefits of an operating hybrid converter. Driving floating
power MOSFETs in FCML converters requires more careful design in the
supply node assignment for the gate driver circuit from the power converter
itself, and this work applies the voltage borrowing method proposed in [14]
to reduce the need for a huge bootstrap capacitor [19, 20]. Various voltage
level shifting and translation circuits are also investigated in order to trans-
fer ground referenced PWM signals to the floating devices, and yet those
conventional level shifter (LS) designs cannot generate symmetric PWM sig-
nals for FCML converters. Those misaligned PWM signals lead to efficiency
drops, which are even worse when the switching frequency gets higher. The
asymmetrical output signals from conventional LS are improved by an addi-
tional circuit. The details of this LS circuit design along with prior art are
discussed in Chapter 5.
A three-level boost converter hardware implementation using TSMC 65
nm CMOS technology is presented in Chapter 6. The functionalities of this
chip are validated and the experimental results are analyzed in detail. Com-
parison with state-of-the-art chip designs is done to showcase the advantages
of this work. Challenges and possible improvements found during the exper-
iment are also discussed for further exploration in the chip implementation





2.1 Development of Switching Converters
Researchers [21–25] have shown that the hybrid SC converter is the rising
star of power converters. It has the capability to achieve high power den-
sity by having passive element minimization as compared to conventional
switched-inductor converters [2–6]. Furthermore, the hybrid SC converter
mitigates the charge redistribution loss of conventional SC converters [7–10],
providing high efficiency for wide conversion ratio, while retaining the ad-
vantage of using low-voltage devices. In this chapter, the limitations of both
conventional switched-inductor converters and switched-capacitor converters
are discussed. Then, the last part of this section demonstrates the features
as well as the operating principle of hybrid converters.
2.1.1 Conventional Boost Converter
A conventional boost converter as shown in Fig. 2.1 consists of two switches
and its main energy storage element, an inductor. The boost converter has
two operating states over a switching cycle. In state 1, the low-side switch,
M1, is on and the inductor gets magnetized. The high-side switch, M2, is off
and the output capacitor charges the load; in state 2, M2 is closed and M1 is
now opened. The inductor demagnetizes and charges the output capacitors.
From these two states, it can be deduced that both switches see a voltage
stress of Vout. This behavior imposes the need of a high rating device for a
boost converter to achieve proper operation. Implicitly, higher voltage-rated
semiconductor devices have larger on-resistance and parasitic capacitances,
















Equation 2.1 implies that the boost converter can achieve a wide conversion
ratio by varying the duty cycle, D, of PWM switching signals where D is
the duty ratio of the low-side switch. Thus, with a specific output voltage,
the boost converter works efficiently across various input voltages. Even
so, the maximum output voltage of the power converters will be limited
by the device stress requirement since it is highly dependent on the available
switching devices. On top of that, the inductor has always been the challenge







As shown in Eq. 2.2, the inductance value, L, is associated with the peak-
to-peak current, ∆IL, and switching frequency, fsw. With smaller L, higher
peak current is produced; larger rms inductor current induces higher loss.
Notwithstanding that higher L reduces power losses, the overall size of the
power converter increases while power density decreases. A bulky inductor















Figure 2.2: 1:2 Switched-capacitor (SC) converter.
2.1.2 Conventional Switched-Capacitor (SC) Converter
A switched-capacitor converter comprises only switches and capacitors. Fig-
ure 2.2 shows a 1:2 step-up a SC converter. The elimination of the inductor
in an SC converter increases its potential for full integration. Ideally, a SC
converter can be modelled as a transformer with N ratio together with an
equivalent output impedance, ROUT , which provides a more intuitive mode
of analysis as shown in Fig. 2.3.
Two asymptotic behaviors of the SC converter are exhibited by the output
impedance: fast switching limit (FSL) and slow switching limit (SSL). In
FSL region, capacitors are treated as constant voltage sources with constant
current flowing through switches. Conduction loss is the dominant factor.









Figure 2.3: Equivalent transformer model for SC converter with its output
impedance.
SSL, the main loss originates from impulsive currents caused by charge trans-
fers between the capacitors. In this case, switching frequency and capacitors
are the two design factors for efficiency improvement.
The floating capacitors define the voltage distribution across switches, in-
directly assisting in lowering the device stresses. As a result, the SC con-
verter has lower device intrinsic loss as compared to inductor-based convert-
ers. However, the inevitable capacitor charge distribution losses have limited
the SC converter to be used only for low-power and low-current applications.
High switch utilization in the SC converter increases the complexity of gate
driving circuits. Output regulation of SC converters has also become a chal-
lenge since the conversion ratio of the SC converter is pre-determined by its





when the desired output is different from the nominal voltage, Vout,nominal. A
high-efficiency variable ratio SC converter may be an alternative for various
outputs; yet, the switches and capacitor utilization will be increased, which
deviates from the original intention of using the SC converter as a high power
density converter.
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2.2 Hybrid Switched-Capacitor(SC) Converter
The soft-charging technique is proposed in [?, 11–18, 26, 27] to eliminate the
inherent charge sharing loss in the SC converter. A controlled current source
(for step-up converter, load for step-down converter) is added in the charg-
ing and discharging paths of the capacitor to mitigate charge sharing loss.
In order to achieve soft-charging operation, an inductor which can handle
instantaneous change of the voltage terminal, and which is categorized as
one of the controlled current loads/sources, is used. With its connection to
the switching nodes, the voltage mismatch appears on the capacitor during
phase transition decrease, yielding a minimal loss with smaller capacitors.
This type of converter can be called a hybrid SC converter. It can also be
called a multilevel converter due to having multiple voltage stages. Figure
2.4 shows a hybrid three-level boost converter.
In general, a hybrid SC converter with N levels has N−1 pairs of switches
and N − 2 flying capacitors. Each switch pair operates complementarily
with a 360
N−1 phase-shifted PWM signal [28, 29]. For a step-up converter,
low-side switches see duty cycle of D and the high-side switches see 1 −D.
Each switch experiences device stress similar to that of a conventional SC
converter, which is V out
N−1 (for step-down converter, it will be
V in
N−1). This
implies that to implement a hybrid SC converter, smaller devices can be
used, resulting in a lower on-resistance semiconductor loss than in a buck
converter.
The output impedance curve of a hybrid SC converter is generally more
complicated than that of a SC converter; yet, a hybrid SC converter has the
ability to achieve FSL at lower frequency. This implies that the switching loss
is lower; concurrently, the conduction loss of the converter can be optimized
by choosing appropriate on-resistance of the device. The minimum frequency,








where C indicates the effective series capacitance connected with the induc-
tor.
















Figure 2.4: Three-level boost converter. The highlighted inductor acts as
the controlled current source.
is the major attraction for high power density converters. Studies focusing on
the step-down converter in [?, 11–18] have proven that given similar current
ripple, a smaller inductor can be used for hybrid SC converter. The same
concept is applied for step-up converter to derive and compare the desired
inductance value. There are different cases to be considered in order to derive
the value: (i) Vin<
Vout
N−1 and (ii) Vin>
Vout
N−1 . A three-level boost converter is
used as an example for the inductance computation. Equation 2.5 is derived
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Figure 2.5: Normalized inductance for three-level boost converter.
For a three-level boost converter, N = 3. The normalized inductance value
for the three-level boost converter is plotted as shown in Fig. 2.5. Con-
ventional boost converter is used as the baseline for comparison. As shown
in the plot, the inductance value is at least 0.5 smaller than in the conven-
tional design. At n = 0.5, the three-level boost converter behaves like a
conventional SC converter. In general, this magic conversion ratio happens
at n = Vin
Vout
(N − i), where i = 2, 3, ..., N − 1.
In contrast, the effective pulse frequency seen by the inductor in a hybrid
SC converter is now N − 1 times its fsw, with higher switching frequency
indicating that the inductance can be reduced by at least N −1 times. With
the features of passive element size reduction and high performance across
various conversion ratios, the hybrid SC converter overall is a stepping stone
towards a high power density converter. Thus, with all the advantages pro-
vided, a three-level boost converter is implemented in this work. The open-
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Figure 2.6: Three-level boost converter operational states.
2.3 Three-Level Boost Converter
The three-level boost converter has three different states in a complete switch-
ing cycle. The inductor magnetization and capacitor charging/discharging
states are dependent on the input-output relations. Figure 2.6 shows the
summary of its operating principle. For Vin <
Vout
2
, duty ratio D in this case
indicates that the on time of both low-side switches, is larger than 0.5. The
converter operates in four different modes, switching between states 1, 3 and
4. Mode A corresponds to state 1 when both M1 and M2 turn on. Now, the
inductor is magnetizing and the flying capacitor is left floating. Then, M2 is
off. Demagnetization of the inductor happens to charge the flying capacitor.
The converter then transitions to state 1 again for the inductor to restore its
energy. The switching cycle ends with mode D, which is when both flying




, D of both low-side switches is now less than 0.5. Instead
of operating in state 1, the converter starts mode A with state 2. The input
and output are connected through an inductor. Inductor demagnetization
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happens. Then, in mode B, the converter goes into state 3. The inductor
and flying capacitor are charged by the input. State 2 happens next and
the inductor is discharging. The last mode is state 4 in which the capacitor




Modeling a power converter is required to provide some intuition and insight
into the physical design. However, establishing a complete model is challeng-
ing due to the existence of both continuous-time (passive) and discrete-time
(active) components in a power converter. Different operating circuit config-
urations impose further difficulties. A simple method of equivalent average
circuit is used to develop the model of a three-level boost converter, which
has been shown in multiple works [11,30].
3.1 Modeling Assumptions
Designing a power converter is a multidimensional issue, involving the effi-
ciency, operating conditions and selection of passive components (inductors
and capacitors) and switching devices (blocking voltage rating and size). To
analyze the power conversion efficiency, a detailed power loss breakdown on
each device of the power converter is important. Nevertheless, optimization
of each element may result in a highly complex model that does not easily
provide any intuitive characteristics. The following assumptions are made for
simplification but are reasonable enough for most of the targeted operating
regions.
Assumptions:
1. Flying capacitors are designed to limit the voltage applied to each com-
mutation cell such that it is constant over the switching period.
2. The output capacitor is large enough to provide constant (rippleless)
output voltage and allow steady state load current.
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3. Controller losses from IC, including power consumption for gate control,
level-shifting and other any digital circuit, are neglected.
4. Switching losses during switching transitions are not considered.
5. Conduction loss and switching loss from switching devices and inductor
are the main power loss contributor.
To further simplify the equivalent average circuit model, switches are
lumped together when they are turned at the period of time, which can
be the combination of two low-side switches, two high-side switches or one
from each side. Switch resistance is further lumped together with inductor
resistance. The three-level boost converter can then be viewed as a conven-
tional two-level boost converter with only an additional behavioral change –
the inductor sees half the output voltage and twice the switching frequency
instead. In this thesis, the power loss model is illustrated at operating re-
gion of D > 0.5. The other half operating region can be derived with some
replacement on the input voltage and lumped resistance, and still can be
viewed as a conventional boost converter.
3.2 Mathematical Analysis
Like a conventional boost converter, a three-level boost converter also has dif-
ferent operating modes: continuous conduction mode (CCM), discontinuous
conduction mode (DCM) and boundary conduction mode (BCM) depending
on its input voltage, output voltage, load current and inductance. A math-
ematical model operating at both CCM and DCM is established based on
assumptions given in the previous section. These two models are supposed
to be continuous, where their boundary will be BCM.
3.2.1 Continuous Conduction Mode (CCM)
During CCM, there are two circuit states within a switching cycle and each
state can be represented as a simple linear circuit as shown in Fig. 3.1. The
dc resistance (DCR) in the inductor is represented as RL, on-state resistance
of low-side switches as RON,N and on-state resistance of high-side switches as
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RON,P . State 1 corresponds to the on-state of both low-side switches, where
the input voltage magnetizes the grounded inductor. In state 2, the input
voltage is connected to the output through inductor and two switches, where
the inductor is demagnetized and provides power to the load. Note that state
2 actually implies and merges two different states in an original three-level
boost converter, which are M1−M3 and M2−M4 sets. In order to achieve
state 2, one of the high-side switches and one of the low-side switches will be
turned on. However, here in a three-level boost converter, the output of this




and 3.1b represent the voltage across the inductor at each state. The duty
cycle of state 1, D, is obtained as shown in Eq. 3.2 by applying amp-second







Figure 3.1: CCM operations of a three-level boost converter.
State 1 : VL = VIN − IINRL − 2IINRON,N (3.1a)
State 2 : VL = VIN − IINRL − VO − IINRON,N − IINRON,P (3.1b)
D =
VO − IIN(RON,P +RON,N +RL)− VIN
VO − IIN(RON,P −RON,N)
(3.2)
Equation 3.2 shows that D is dependent on VO, IIN and VIN . However,
to understand the amount of output power as well as the efficiency, its de-
pendency on load current is essential and it is more reasonable for the char-
acteristics curve to show current capability of a power converter. Compared
to step-down converters, modeling a boost converter is not as intuitive since
the inductor current is not simply load current. Thus, an approximation,
15





However, this linear approximation is only valid when RTSW
L
 1 in order to
allow higher order terms of ex to be negligible. In other words, the switching
frequency and/or the inductor quality factor should be high enough. By
substituting Eq. 3.3 into Eq. 3.2, the peak-to-peak current on the inductor
can be expressed as:
Ip−p = D
(











where D is the duty cycle for the state 1 and D1 defines the rest of the
switching cycle in state 2.
3.2.2 Discontinuous Conduction mode (DCM)
As compared to CCM, DCM operation has an additional state, state 3, in a
complete switching cycle, which is when the inductor current goes to zero.
During this time interval, all switches are disconnected from the converter.
Figure 3.2 demonstrates the equivalent circuit of a DCM converter in different
states. It becomes more complicated since the duty cycle of state 2 is no
more than 1 − D. In this case, D still represents the duty cycle of state
1, while D1 represents state 2 and the rest of the switching cycle for state
3, i.e. 1 − D − D1. Equations 3.5a though 3.5c express the voltage across
the inductor in different states. By applying amp-second balance on the











Figure 3.2: DCM operation of a three-level boost converter.
State 1 : VL = VIN − IINRL − 2IINRON,N (3.5a)
State 2 : VL = VIN − IINRL − VO − IINRON,N − IINRON,P (3.5b)




VO − IIN(RON,P +RON,N +RL)− VIN
VO − IINRL − 2IINRON,N
(3.6)
Furthermore, by averaging the inductor current, the average input current of
the power converter can be achieved as
< IIN >=
VIN − IINRL − 2IINRIN
2LfSW
(D +D1)D (3.7)
By solving both Eqs. 3.6 and 3.7 with the assistance of IOUT = D1IIN , the
duty ratio, D, as a function of IOUT can be achieved. Note that solving a
fourth-order polynomial of IIN equation will be needed. Ip,p can then be
computed using Eq. 3.8:
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Ip−p = D1




With the results from the mathematical analysis, a three-level boost con-
verter model is scripted into MATLAB code and serves as a design reference.
Operating conditions are divided into D > 0.5 and D < 0.5. When D < 0.5,
the switching node sees 0, VIN and
VOUT
2
; whereas for D > 0.5, it sees VIN ,
VOUT
2
and VOUT . The optimum design parameters with its operating region
are determined by its total power loss and efficiency, given the targeted minia-
turized inductor with lower quality factor. The available degrees of freedom
(DoF) are sizes of power FETs, switching frequency and load current. The
total power loss of each element is summarized in Table 3.1 and its rms cur-
rent equations are in Table 3.2. CG,P (CG,N) is the parasitic gate capacitance,
RON,P (RON,N) is the on-state resistance and WSW,P (WSW,N) is the width
of the high-side (low-side) switches. Other than that, RL is the DCR of the
inductor. The flow chart in Fig. 3.3 shows the steps of how to find the design
parameter for the three-level boost converter with optimal efficiency.
Table 3.1: Power loss estimation for each element
Element Power Loss Equation














Three different plots in Figs. 3.4, 3.5 and 3.6 are generated with various
inductor values and their DCRs. The relationships of optimal efficiency,
switching frequency and width of power FETs with the load current are
clearly demonstrated in these plots. The targeted efficiency is 70% and above.
Thus, the output load is decided to be in the range of 10 mA to 100 mA
with switching frequency around tens of MHz, in order to accommodate the
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Figure 3.3: Flowchart for finding the optimum for a three-level boost
converter.
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miniaturized inductor. The final design choice for all the power FETs is
22400 µm width. Even though PMOS is about 3X higher on-resistance than
NMOS, both high-side (PMOS) and low-side (NMOS) switches are sized
the same since the operating region mostly falls within D > 0.5 for higher
conversion ratio. At the same time, it allows symmetrical gate driver design
as well as compact and easy IC layout arrangement.
Output Current (A)






















Figure 3.4: Efficiency vs. output current.
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Figure 3.5: Optimal switching frequency vs. output current.
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Output voltage regulation has always been necessary to provide stable volt-
age while accommodating load current and input voltage variation. A well-
designed controller is the key to achieve a stable and precise output power
converter. In a hybrid SC converter, not only is output regulation essen-
tial, but the ability to maintain the charge balance in the flying capacitor is
crucial to ensure device blocking voltage without exceeding breakdown limit.
The hybrid SC converter is indeed a combination of a reconfigurable switched
capacitor converter and an inductor. Unlike a conventional SC converter, the
inductor in FCML or hybrid converter decouples the flying capacitor from the
output capacitor, leaving it with conditional natural or passive balance [12].
An active capacitor balancing is therefore needed to keep the flying capacitor
voltage in the best operating region. In this chapter, several control algo-
rithms for both output regulation and capacitor balancing will be compared,
in search of the most suitable controller for the three-level boost converter.
4.1 Output Regulation
Many different control algorithms have long been developed to ensure the
output quality of a power converter, which can mainly be categorized into
voltage-mode and current-mode controls. Once the control decides the duty
ratio required, the gate control signals can be generated with either pulse
width modulation (PWM) or pulse frequency modulation (PFM), depending
on the requirements of power processed, voltage and current ripple and some-
times electromagnetic interference (EMI) filter design. Combining the algo-
rithms with modulation techniques, three different configurations including
voltage-mode PWM, current-mode PWM [30] and current-mode PFM con-
trols are investigated. Specifically, voltage-mode PFM control is not shown
22
due to output voltage with 1x switching frequency in multi-level boost con-
verter, which will be explained later. Simplified circuit schematics for differ-
ent controls are shown in Fig. 4.1, which helps us quickly compare them in
terms of component counts and power consumption.
4.1.1 Voltage-Mode Pulse Width Modulation (V-PWM)
This control is the most common and intuitive way of controlling the output
voltage. When the output voltage deviates from the reference, the duty ratio
will be varied in order to pull the feedback voltage back on track – around
the reference. It serves as the baseline controller design for comparison.
As shown in Fig. 4.1(a), it has only three active components: an error
amplifier, a comparator and a ramp-generator. However, it has double poles
from its control signal to output voltage, posing challenges to compensator
design. Even worse, the right-half-plane-zero (RHPZ) naturally existing in
all indirect power converters, e.g. boost converter and buck-boost converter,
increases the chance of being out of the stability region. All these would
require lower cutoff frequency in order to keep the converter stable for most
of the operating conditions, leading to slower transient response.
4.1.2 Current-Mode Pulse Width Modulation (C-PWM)
Adding two more components, a current sensor and an adder form another
classic current-mode PWM control as shown in Fig. 4.1(b). It provides
faster transient response due to its nature as a single pole system. However,
it also has some downsides. A ramp generator is still required for slope
compensation; otherwise, the power converter will experience subharmonic
oscillation for the case of D > 0.5 when any perturbation kicks in. The
struggle in designing a good slope compensator across different duty ratios
has imposed challenges on wide input voltage variation. Besides, its higher
component count will lead to higher power consumption, especially when























(c) Current-mode PFM control
Figure 4.1: Circuit implementation for different control methodologies.
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4.1.3 Current-Mode Pulse Frequency Modulation (C-PFM)
The biggest advantage of PFM is improved light load efficiency, which re-
duces the switching frequency at light load. This is suitable for a low-power
three-level boost converter. Other than that, current-mode using PFM, as
shown in 4.1(c), maintains stability without slope compensation [31,32]. This
eventually leads to similar high-frequency component count as voltage-mode
PWM. With careful design of the loop stability, higher noise margin can be
achieved.
4.1.4 Requirements for Multilevel Converter
All methods mentioned above are applicable for both multilevel buck and
boost converter without many of the concerns. However, it is a bit tricky to
deal with a multilevel boost converter using voltage-mode control, especially
when monitoring the output voltage of the power converter for duty ratio
D > 1
N−1 . A three-level boost converter is used as an example in this thesis.
From Fig. 4.2, it can be observed that when D > 0.5, corresponding to M4
turning on less than half of the complete cycle, the output voltage of the
converter reflects only the states for half a switching period (only 2 out of
all 4 states). This explains why voltage-mode PFM would fail to control all
the switches and regulate the output voltage, since there is no way to trigger
on switching signals of M2 and M3 when M4 is off. On the other hand, it
might still work by providing the same duty ratio for M2−M3 switching set
as M1 −M4 switching set, but it loses some dynamic advantage (transient
response in both voltage regulation and capacitor balancing) brought by
PFM.
Given the small inductor working with the three-level boost converter,
high-speed operation is required to keep the ripple small and reduce rip-
ple conduction losses since the DCR of the inductor is higher in our work
(i.e. 10 nH inductor with 1 Ω resistor, or lower Q). Therefore, reducing the
component count will lead to power loss reduction and increase the overall
efficiency. The three-level boost converter designed in this work is targeted
for low power application; as a result, light load efficiency plays a significant
role. With the power throughput only up to hundreds of mW, the minimum






Figure 4.2: Output voltage of a three-level boost converter does not provide
enough information for another half of the switching period.
reduce the switching loss when output power is low. But, how do we choose
between current-mode and voltage-mode PFM?
4.2 Capacitor Balancing
As mentioned before, capacitor balancing is one of the obstacles in a multi-
level converter. Recent studies reported that current-mode control is natu-
rally helpful to regulate the capacitor and achieve capacitor balancing with-
out any need for additional components. Capacitor balancing effect in mul-
tilevel buck converters using valley current mode control has been demon-
strated in [18,33,34] by PWM, in [35] by PFM and in [36] by constant effec-
tive duty cycle (CEDC). The charge in the flying capacitor is dynamically
balanced based on the nature of the inductor current flow in a FCML. The
inductor current has an inverse correlation with the flying capacitor voltage,
resulting in a natural negative feedback for the loop containing the capacitor
voltage and inductor current (i.e. capacitor charge). The charges going into
and out of the capacitor are therefore maintained.
However, those current mode control techniques proposed are limited to
duty ratio smaller than 1
N−1 in N-level FCML. Output regulation and ca-
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pacitor balancing across the whole range of duty ratio remain as unsolved
challenges for current-mode control. On the other hand, an additional volt-
age monitor can be implemented across the flying capacitor for the whole
range of duty ratios using voltage mode control. However, sensing the float-
ing capacitor voltage is not easy as FCML deals with higher voltage with
lower blocking voltage devices. High-voltage devices required for the sensing
action may not exist in the available process. A voltage divider may help, but
its circuit sensitivity is compromised. After comparison of different control
methodologies, with similar component counts, current-mode PFM appears
to be the better candidate for achieving both output regulation and capacitor
balancing with improved efficiency.
4.3 Hybrid Current Mode Control
Current mode control proposed for multilevel buck converter can be employed
in three-level boost converter, but note that the duty ratio is defined for the
low-side switches instead of high-side switches. For instance, peak current
mode control is used for D > 0.5 (i.e. Vin < 0.5Vout) in three-level boost
converter, compared to valley current mode control used for D < 0.5 (i.e.
Vin > 0.5Vout) in three-level buck converter. Peak current mode control
requires a constant on-time generator, while valley current mode control
requires a constant off-time generator. Their implementation is shown in Fig.
4.3. The output of error compensator, VC , is generated based on the output
voltage regulation loop and is then used as the inductor current reference. For
valley current mode control, this current reference is connected to the positive
terminal of the comparator while the sensed inductor current is connected to
the negative. When the inductor current is smaller than the control voltage, a
signal Q is produced with a fixed on-time, TON ; otherwise, Q is low. Likewise,
when the input polarities of the comparator are reversed, peak current mode
control can be achieved. When inductor current hits the control voltage,
switching signal Q will be off. After a certain amount of time, TOFF , Q goes
high again.
A three-level boost converter has two sets of switching signals depending
on its conversion ratio. When input voltage is smaller than half of the output


















Figure 4.3: Inputs to the comparator for peak and valley current mode
control loop for PFM operation.
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of the time to provide sufficient time for the inductor to magnetize to the
desired energy level. Thus, peak current mode is applicable in this case.
When inductor current reaches the desired level, demagnetization starts and
continues until the next cycle is triggered. On the other hand, for D < 0.5,
switching signals are low for most of the time since the inductor requires
less time to charge. Thus, valley current mode control is used instead to
determine the completion of energy transfer to the load.
A hybrid current mode controller is implemented in this work for output
regulation as well as capacitor balancing for the whole input and output
range. The hybrid current mode controller comprises peak current mode
control for D > 0.5 and valley current mode control for D < 0.5. The peak





, the flying capacitor experiences charging and discharg-
ing stage at State 3 and State 4. At state 3, the flying capacitor is charged
by the inductor; the capacitor discharges to the output load at state 4. With
balanced capacitor voltage, the inductor current slopes for these two states
are equal, indicating that the currents into and out of the capacitor are equal.
Consider the unbalanced case when VCFLY >
VOUT
2
. The slope at state 3 will
be greater than in the balanced case and a lower current is produced to
charge the capacitor; at state 4, the slope is now greater, resulting a higher
current flowing out from the capacitor. As a result, the discharge rate of the




Similarly, the same operating principle can be used to demonstrate valley
current mode control with constant on time. Figure 4.4 shows the operation
of this hybrid current mode controller.
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Slope A = Slope C
IB   <   ID 
∴ VCFLY → ½ VO
Slope B > Slope D
Δq < 0  , VC↘
(a) Peak current mode with constant off time
Slope A = Slope C
IB   >   ID 
∴ VCFLY → ½ VO
Slope B > Slope D
Δq > 0  , VC↗ 




(b) Valley current mode with constant on time




5.1 Overview of Level Shifters
Technology scaling has improved device density and yet led to low device
breakdown voltage; thus, multi-supply voltage domain has been an alter-
native to provide appropriate power supply to converters to reduce device
stresses. There are various topologies [37–44] proposed for voltage level con-
version, but these topologies show strong dependency of power and speed
on silicon area. Besides, these designs produce asymmetrical signals due to
the difference in pull-up and pull-down strengths at the output. The signals
unavoidably have unequal rise time, TNR, and fall time, TNF . The example
shown in Fig. 5.1 imitates the scenario in a three-level boost converter. The
asymmetrical delays further induce redundant dead-time, potential shoot-
through, asymmetric on- off-time and higher inductor current ripple. It is
shown that source impedance and input capacitor can have a drastic impact
on the capacitor voltages [45]. Thus, this asymmetric delay becomes more
critical for high switching frequency converters. Converters with inaccurate
switching signals experience higher power loss, capacitor imbalance and even
device breakdown. Consequently, power converters will malfunction as shown
in Fig. 5.2. Two conventional designs are investigated in parallel with this
work; meanwhile, an additional circuit is also proposed in this work to resolve
those addressed issues.
5.2 Comparison of Conventional Level Shifter Designs
The design parameters of two conventional level shifters – high voltage cas-




















Figure 5.1: The effect of asymmetrical delays on three-level boost converter.
are discussed in this section, followed by their performance comparison.
5.2.1 High-voltage cascade level shifter (HVCS-LS)
High-voltage cascade level shifter (HVCS-LS) as shown in Fig. 5.3 is the high-
voltage transformed case of the conventional latched-type level shifter, which
is also known as differential-cascade voltage-switch level shifter (DCVS-LS).
It consists of a pair of PMOS latch loads with differential low-voltage input
signals. The main design factor for accurate and fast voltage level translation
in a HVCS-LS is the sizing of the transistors. HVCS-LS is a ratioed circuit;
thus, sizing of the PMOS and NMOS determines the pull-up and pull-down
strength of the LS.
When input Q goes from low to high, MN1 turns on, VS will be pulled
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Figure 5.2: Consequences of not precise PWM for a multilevel converter.
Vsw, Vc and Vout do not converge to the desired operating points.
down and VD follows. MP2 becomes weaker as VD drops. Thus, MP1 and
MP2 are the critical design parameters. Assuming that VSSH > VS, MP2 is
in saturation region and MP1 is in linear region. Ignoring the channel length
modulation effect, by equating the current of each branch, the ratio of WP1




VDDH − (VSSH − 2Vtp)2
(VDDH − VSSL − Vtp)Vtp
(5.1)
The sizes of MN1 and MN2 are relative to MP2. For simplicity, MN1 and



























Figure 5.3: Schematic of a HVCS-LS.
5.2.2 Capacitive-coupled Level Shifter (CCLS)
High-voltage capacitive-coupled level shifter (CCLS) as shown in Fig. 5.4
consists of a pair of PMOS latches and two bootstrapping capacitors. The
capacitors are used to maintain the voltage difference between the gates;
the node VD/V
′
D sees a swing from VSSH to VDDH . Unlike HVCS-LS, this
topology has lower output voltage swing and the device sizing is not a critical
design consideration, but instead the bootstrapping capacitors are critical.
When the input Q is low, VD is pulled down to low, causing turn-on of
MP2. Cright is charged to VDDH and Cleft is discharged to VSSH . As the input
changes from 0 to VDDL, VD is pulled up to VDDL + VSSH while V
′
D drops to
VSSH , MP1 turns on and MP2 is off. Some of the charges at node VD will
then be discharged through the power supply to VDDH .
During the input transition from high (VDDH) to low (VSSH), part of the
charge in Cright is transferred to Cleft and Cload. When the input goes high,
the charge from Cload flows back to the capacitor. Charges transfer between
the Cload and the bootstrap capacitors ( Cright, Cleft) ensures proper oper-
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SSH
Figure 5.4: Schematic of a CCLS.
ation. Charge conservation principle is applied to size the bootstrapping
capacitors. Using Cleft as the example, when the input switches from high to
low, VD,initial = VDDH to VD,final = VSSH . Charges in the Cleft and parasitic
gate capacitance, Cgate, will be
∆Q = Cleft∆VCleft (5.3)
∆Q = Cgate∆VCgate (5.4)





VSSH − VDDH + VDDL
(5.5)
A similar method can be adopted to figure out Cright. Both left and right
branches of the level shifter are designed to be the same size for purposes of
symmetry.
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Figure 5.5: Output of DCVS-LS (top) and output of HVCS-LS (bottom).
The rise delay is larger than the fall delay.
5.2.3 Performance Studies on HVCS-LS and CCLS
HVCS-LS needs larger devices to avoid the contention of the latch. Conse-
quently, parasitic capacitance at the output node is high, affecting the pull-up
and pull-down strength. Since rise and fall delay of the level shifters are de-
pendent on these strengths, it can be observed from the simulation results
in Fig. 5.5 that DCVS-LS and HVCS- LS have asymmetrical outputs. The
rise delay is longer than the fall delay. When the delay is long, there will
be a short time when both PMOS and NMOS on the same branch turn on
simultaneously, introducing short circuit current into the LS.
Figure 5.6 shows the speed of the level shifters with their areas. From the
graphs, it can be observed that as the width increases, the rise delay de-
creases; meanwhile, fall delay increases. This happens because when the
PMOS latch increases, the pull-up strength increases but the pull down
strength becomes weaker. When delay increases, power consumption be-
comes higher as switching speed decreases. Since devices have different sub-
threshold voltage, it is difficult to size them to achieve the precise voltage
level translation.
Leakage current exists in the HVCS-LS due to the floating circuitry be-
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Figure 5.6: The top figure shows the relationship between rise and fall
delay with width for PMOS latch. Bottom figure shows power vs. PMOS
latch width relationship for HVCS-LS.
tween VSSH and VDDH . VD node is floating and it causes the voltage at
MP2 source to drop lower than VSSH , resulting high VGS. These high gate
voltages may eventually weaken the gate oxide of the devices. CCLS has a
shorter delay time as compared to HVCS-LS. Any signal variation at node
Q is directly coupled to node Q. This is the only element that introduces
delay for this topology; therefore, the switching speed is higher and power
consumption is lower as compared to the HVCS-LS. With faster switching,
PMOS switches states faster and short circuit current in the circuit flows for
a shorter period, reducing the static power.
According to previous literature [41], the bootstrapping capacitor should
be at the right size, else the voltage swing will be reduced. The effect of small
capacitances will show up in pulling up the output from low to high instead
from high to low. The short delay by the inverter causes the time constant,
τ = RC, to vary and thus impacts the resulting node voltage, VD. Adding
diode-tied transistors in parallel with PMOS [42] only assists in output volt-
age swing limitation but does not ensure that VD falls to desired voltage
VSSH . An alternative to resolve this issue is by introducing asymmetrical
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Figure 5.7: The top figure shows the relationship between rise and fall
delay with size of bootstrap capacitor. Bottom figure shows power with size
of bootstrap capacitor for CCLS.
bootstrapping capacitances [44].
The bootstrapping capacitor that drives the external load will be larger
than the other side to provide sufficient current for charging/discharging the
capacitor. Besides that, it will also increase the area efficiency by having
only one larger capacitor. For CCLS, increase in bootstrapping capacitor de-
creases the rise and fall delay time, but power consumption becomes higher
as shown in Fig. 5.7. However, since the delay time does not improve signif-
icantly, the bootstrap capacitors can be sized accordingly with other design
constraints such as area and power consumption.
5.3 Delay Equalized Level Shifter
From the investigations, both level shifter designs output asymmetrical sig-
nals if we have symmetrical sizing on both branches. As mentioned, having
an asymmetrical and larger bootstrapping capacitor on one side helps to
alleviate the issue. However, it is not cost-efficient. In this work, a delay-




The improvement of asymmetrical outputs is accomplished through an addi-
tional logic circuit with inverters, one-shot generators and an SR latch. The
circuit is shown in Fig. 5.8. In this work, the HCVS-LS is sized to produce
OUT and OUTB with similar fall time, TNF . As we can see from the figure,
TNF has shorter delay time than TNR. Therefore, the negative edges of this
symmetric pair are extracted to define positive and negative edges of QLS, in
order to produce a shorter delay between the requested signal, Q, and output
from LS, QLS. Inversion of the OUTB and OUT is done by feeding them
into an inverter chain individually. Each signal is then passed into a one-shot
generator. The signals from one-shot generator then trigger the SR latch.
Non-overlapping, symmetrical complementary gate driving signal pairs are
generated with the least dead-time required.
This feature comes in handy for power converters. Current shoot-through
can be avoided and the inductor current ripple is minimized. Figure 5.9 shows
the ideal case for this level shifter design in a three-level boost converter.
Thus, implementation of Deq-LS in this work leverages the advantages of
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The system-level implementation of the hybrid current mode controlled three-
level boost converter is illustrated in Fig. 6.1. The power MOSFETs, delay-
equalized level shifters (Deq-LS), gate drivers (GD) and two sets of hybrid
current-mode controllers are integrated on the die with a co-packaged fly-
ing capacitor, CFLY . The peak-valley modulator generates trigger signal,
VCOMP , and selection signal, SEL PV , to alternate control between peak
and valley current modes based on the relations of its reference voltage,
VREF , the output voltage, VO, and the sensed inductor current, VIL. When
the duty ratio, D, of Q1 and Q2 is larger than 0.5, the peak current mode
with constant off-time control is selected; otherwise, the valley current mode
with constant-on time control is selected. A hysteresis window of ∆D is
added around the D = 0.5 region to avoid multiple transitions between con-
trol schemes. In addition, GDs can be self-supplied safely by those internal
nodes from three-level boost converter itself (VO, VA, VB and VMID) without
bootstrap capacitors overhead.
6.2 Hardware Implementation
The three-level boost converter is integrated on chip with 2.5 V device in
TSMC 65 nm CMOS technology. An annotated die photo for the converter
is shown in Fig. 6.2, with pin assignment as shown in Fig. 6.3. M1 to M4
shown are the power switches. M1 and M2 are NMOS while M3 and M4 are
PMOS. The layout of these power MOSFETs is derived from the factors of





















































































































































































Figure 6.3: Pin assignment of the developed chip.
From Fig. 6.1, it is observed that the flying capacitor is connected at
point VA and VB which is the source of M2 and M3; the output capacitor is
placed at the source of M1 and M4 and the inductor is connected between
M2 and M3. From system level point of view, a compact, high-density power
converter structure can be constructed by placing those passive elements in
the same vertical plane. The layout of this power converter is designated
based on this idea. It is noted that the switching node of the converter, Vsw,
has the highest current path. Therefore, with M2 and M3 placed on top of
each other at the right of the die, more pads can be added to minimize the
path resistance on Vsw, meanwhile providing the freedom to stack the flying
capacitor and inductor vertically. M4 and M1 are placed at the left for the
output capacitor connection. A symmetrical device is formed.
Every power MOSFET is driven by its own set of gate drivers together
with the level shifter circuits. In this work, the driving circuits for M1 and
M4 share the same power rails, while M2 shares the same with M3. With
the controller placed in the heart of the die, a symmetrical device is formed.
Accurate PWM signals are generated to drive the power train due to shorter
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Table 6.1: Sizing break down for the integrated circuit
Element Width × Height (µm × µm)
Chip Size 830× 830
Total Active Area 523.24× 533.96
Power MOSFET (each) 216.08× 135.50
Gate Driving Circuit (each) 91.20× 82.06
Controller 155.60× 47.40
path to the power FETs. Fewer parasitic elements are introduced, resulting
in less delay time. In addition to that, the arrangement of the power switches
in this work shortens the power path to those drivers concurrently.
The total area of this chip is 830 µm × 830 µm including the pads and
seal ring. The sizing breakdown of each component is tabulated in Table 6.1.
Sizing of each power MOSFET is decided together with optimized switching
and conduction loss. This chip is intended for high-frequency operation and
low processed current, leading to smaller size compared to those in higher
power application like processor PMIC. In this work, the chip is packaged
with QFN − 88 package, which is shown in Fig. 6.4. This provides the
fastest turn-around solution for the very first prototype testing. However,
the package dimension is 10× the die size, which leads to long bond wire
that results in higher parasitic inductance and resistance, compromising the
feasible switching frequency and overall efficiency. A better solution will
be chip on board or COB, which wirebonds the die directly to the PCB
instead. The bond wiring diagram as shown in Fig. 6.5 can be considered
for the future work as it cuts each wire connection by half. To be noted,
implementing using COB requires special surface finish (e.g. soft gold or
ENEPIG) to allow the bonding of gold wire to the board. Aluminum wire
is another option, which however requires more curvature while bending, i.e.
longer wire, since it is not as soft as gold.
6.3 Experimental Results
The chip validation process is divided into four parts. It starts with the basic
functionality test on the three-level boost converter chip, mainly checking
the waveforms at each switching node with very light load and moderate
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Figure 6.5: Bond wiring diagram for chip on board (COB).
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input and output conditions. After that, two feature circuits implemented
in this chip, delay-equalized level shifter (DEq-LS) and hybrid current mode
controller, are further investigated. The whole validation process concludes
with the overall chip performance and compares it with state of the art.
6.3.1 Three-level Boost Converter Functionality
Major waveforms of VA, VB, VSW and IL of a three-level boost converter are
shown in Fig. 6.6. These waveforms are measured at the output voltage
of 2.5 V and load current below 1 mA, to guarantee the device’s operation
in the chip without experiencing high voltage breakdown and copper wire
fusing. In Fig. 6.6, it can be observed that the difference between VA and
VB is always constant due to the smooth flying capacitor voltage and correct
switching sequences. The duty ratio used here is more than 0.5, which can be
observed through the VSW waveform as it goes between 0 and half VO (or the
capacitor voltage, around 1.25 V in this case). These results have showcased
the correct functionality of all four power MOSFETs, gate drivers and level
shifters. During the transitions of the switching pulses (both rise and fall
moments), it can be observed that there are droops and spikes due to the
body diode voltage during deadtime. Higher spikes at the beginning of the
transition in VA, VB and VSW are expected due to the parasitic inductance
of power MOSFETs and package leads.
6.3.2 Delay-equalized Level Shifter (DEq-LS)
VSW waveform conveys Q1 and Q2 PWM switching information with their
complimentary for a complete switching cycle. As discussed in Chapter 2
when the converter goes into mode B, Q2b and Q1 signals are needed to turn
on M3 andM1, whereas for mode D,Q2 andQ1b signals are needed for M2 and
M4. Therefore, VSW can be used to investigate the symmetry of the delay-
equalized level shifter. A 10 ns dead-time is introduced between the signals
to illustrate its latency, which is exaggerated as it can be minimized to below
2 ns. Multiple VSW waveforms are extracted and overlapped to produce its
eye diagram, the result of which is shown in Fig. 6.7. The blue waveform
indicates VSW pulse during mode B and the red waveform is for mode D.
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Figure 6.6: System level waveforms for three-level boost converter.
Mode B waveform is overlapped with a vertically flipped mode D waveform
and the overlapped region indicates the deviation of the signals’ on/off time.
A smaller overlapped region or wider eye means better symmetry between
signals. It can be seen that the maximum deviation happens when the switch
is turning off, which is only approximated 2 ns from the measurements. This
result verifies that the proposed LS allows higher operational frequency as
well as symmetrical PWM signals, meaning symmetric duty ratio and thus
symmetric inductor current waveforms. Note that the result can be more
precise as these waveforms are sampled at 2.5 gigasample per second (GSPS)
or time resolution of 0.4 ns due to the limitation of available oscilloscopes.
6.3.3 Hybrid Current Mode Controller
The capacitor balancing function feature of the hybrid current mode con-
troller is validated as shown in Fig. 6.8, where a large capacitor voltage
imbalance is being intentionally introduced to the converter. From Fig. 6.8,
it can be observed that VSW pulses start to diverge when constant duty ratio
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0.8ns 1ns2ns
Mode B ; Mode D
Figure 6.7: VSW waveforms for delay-equalized level shifter investigation.
PWM signals are provided externally to the converter. The scenario happens
since the flying capacitor voltage is not balanced: VCFLY 6= VOUT − VCFLY .
The unbalanced condition causes the converter not to operate as expected
and leads to the failure of device breakdown and insufficient supply voltage
for the level shifter and gate driver to the floating switches. The converter
will eventually be out of control and lose its output regulation. As can be ob-
served, the unbalanced situation gets worse until the internal controller kicks
in. In the case of Fig. 6.8, the controller is dealing with D > 0.5, and that
is where peak current mode with constant on-time controller has been ap-
plied. When the internal controller takes the control, it successfully performs
output voltage and capacitor voltage regulation as shown, where VCFLY and
VOUT − VCFLY are converging to each other. The current flowing across the
inductor slowly stabilizes and becomes balanced after around 250 µ s, which
matches the simulation result. For the case of D < 0.5 or VIN > 0.5VO, the
balancing capability can be achieved by valley current mode with constant




































Vin = 1:2V , Vout = 3:0V
Vin = 3:0V , Vout = 4:0V
Figure 6.9: Measured efficiency for L = 1 µH at switching frequency of 1
MHz.
6.3.4 Performance of Three-level Boost Converter
With the original motivation of designing a high-power-density power con-
verter, the switching frequency has to be as high as possible to reduce the
inductor size. It is validated that the power converter is able to operate
across the desired switching frequency, ranging from 200 kHz to 45 MHz,
with excellent flying capacitor voltage balancing and gate drive functional-
ity. Different inductor values, ranging from 120 nH to 10 µH, are used to
test the ability of the converter under wide input range (0.8 V to 3.2 V) and
output load (1 mA to 100 mA). Figure 6.9 shows the efficiency of the con-
verter with L = 1 µH at switching frequency of 1 MHz. Different duty ratios
are tested (both D > 0.5 for 1.2 V to 3 V and D < 0.5 for 3 V to 4 V). The
converter reaches its peak efficiency at 97.5% with maximum output current
of 83.3 mA. Table 6.2 summarizes the performance of this prototype, along
with comparison to prior art [3, 17, 19, 46]. The converter has proven that
it can accommodate wide input range, meanwhile achieving higher efficiency
and power density.
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Topology	 3‐level	Boost	 Boost	 Boost	 SC	 SC	
Input	Voltage	[V]	 0.5	–	3	 0.6	–	1.0	 0.15	–	0.75 0.45	–	3	 1	
Output	Voltage	[V]	 2.5	–	4.5	 3	 1.8	 3.3	 1	–	2.4	
Peak	Output	Current	[A]	 83.3m	 0.4m	 1.84m	 0.015m	 1m	
Inductance	[H]	 1μ	 600n	 22μ	 NA	 NA	
Inductor	Size	[mm2]	 16	 25	 144	 NA	 NA	





Overall	Peak	Efficiency	 97.5%	 52.5%	 87%		 89%		 88%	














There were many chip failures even before the switching function showed up
throughout multiple experiments. These failures originated from high input
current (the node after the boost inductor), at the precharge circuit, or even
at the middle voltage (VMID providing supply to both devices M1 and M4).
Similar errors also happen for several tested chips. It is observed that the
higher the current, the messier the switching waveform, which implies device
breakdown or wrong LS PWM signals to power devices. The path of the high
current is speculated to exist between M1, M2 and ground. The high current,
which occurs before sending external PWM signals or even after several tests,
diminishes after several successful start-ups of the whole converter. An input-
output reversal test of this three-level boost converter chip, i.e. a three-level
buck converter, was tested but was unsuccessful. Several educated guesses
are provided in this section to increase design awareness while designing a
multilevel boost converter on chip.
First of all, a well-designed and timed start-up circuit for a boost or step-
up converter is important. Compared to a step-down converter, the highest
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voltage is already available at the input, which can then simply be trans-
ferred to lower voltage for any necessary circuit on chip. The whole circuit
can start up by cranking the input voltage gradually without exceeding the
breakdown voltage while simultaneously giving enough driving voltage for
each gate driver and level shifter, like the work done in [14]. Unlike a step-
down converter, in a step-up converter, the highest voltage is the output
voltage, which will not be established until all the switching functions are
correct. In most of the existing solutions for conventional two-level boost
converter, a fixed switching pattern is provided to boost the output until it
hits a threshold that can initiate the start-up process of the whole converter.
An additional step has to be done for a multilevel boost converter. The
supply voltage for each gate driver should be ready before the switching de-
vices operate. In this work, a precharge circuit that provides biasing voltage
at the output and the flying capacitor is implemented during the start-up
process. In some cases, it is found that the biasing voltage cannot be built
up successfully as the connected nodes draw more current than the resistive
divider can provide. This situation has not occurred in the case of a 4-to-1
Dickson converter. This issue may relate to the starting up sequence for ev-
ery supply node to each LS and GD. The states of sequential elements (e.g.
latch and flip-flop) are also undefined at the first run. A power-on reset is
also needed for the digital circuits, especially for those sequential elements
used in Deq-LS to avoid confusing state during the start-up process.
The transient spikes during switching transitions may cause reliability
degradation on devices over time. The reasons are twofold: package in-
ductance and gate driver design. As mentioned in the hardware implemen-
tation, QFN package has much longer bond wire than COB package, which
may bring a big parasitic inductance effect. It becomes more noticeable for
higher switching frequency. Meanwhile, in order to achieve feasible high-
frequency operation, the current capability of the gate drivers is designed
higher to avoid less delay during switching transition. Ringing has worsened
as the damping provided is now much less. Packaging using COB and mod-
erate current capability gate driver are suggested to resolve the possibility
of device breakdown. On the other hand, since the available QFN package
has an unexpectedly big metal pad beneath it, a small piece of Kaptone tape
is needed to electrically isolate the metal and any open vias underneath it.
This creates a gap between the package and the test board, causing difficulty
54
in connecting pads of the QFN and PCB. The gap not only poses a challenge
to soldering using hot air gun and solder paste, but also increases the chance
of overheating the chip.
The operating range of the three-level boost converter becomes very limited
when employing voltage borrowing technique due to the possibility of having
unstable flying capacitor voltage. The varying capacitor voltage may be
caused by the high leakage current at the capacitor terminals (similar to
the situation in precharge). This implies that the capability of balancing
capacitor voltage is very limited. Other than that, the duty ratio has to
start from the condition of D > 0.5. The input voltage might otherwise be
higher than the breakdown voltage of lower side devices, since the switching
node will be charged to the same level as the input voltage before the start-
up process. For example, if a 3 V input voltage has to be converted into
output voltage of 4 V, it should start with lower input and output voltage
(i.e. smaller than 2.5 V) so that the converter can operate safely.
Current mode control for high-frequency operation might not be feasi-
ble, since a high-bandwidth current sensor is power consuming. The current
sensor should be implemented either on chip or using more sophisticated pre-
dictive techniques. In this work, commercial products including LT1999 and
AD8210 are employed. From the datasheet, their 3 dB bandwidth is typically
around 1 MHz and up to 10 MHz, which does not easily accommodate high
frequency operation above 1 MHz. As can be observed in the experiment,
the sensed current is highly delayed and distorted compared to the waveform
from the current probe. The constant on/off time should be long enough
to slow down the switching frequency, so that the current change reflected
by the current sensor can be seen by the internal controller. However, the
switching frequency of the converter was designed to be more than 1 MHz,
which poses the challenge to find a very feasible operating region to showcase
both the voltage regulation and capacitor balancing.
This work has encountered many challenges in terms of circuit design,
packaging and assembling, but nevertheless paves the way for implementing




In this work, a three-level boost converter is implemented in TSMC 65 nm
technology. This converter can operate in wide input range with maximum
output load of 80 mA. With its ability to switch up to tens of MHz, inte-
gration with small passive elements is possible. The converter proposed not
only has high power density but also higher efficiency than a conventional
boost converter or SC converter.
Some practical issues associated with the hybrid SC converters such as ca-
pacitor balancing and asymmetrical signals from conventional level shifters
are discussed in this thesis. Different control methodologies are investigated
for output voltage regulation and capacitor balancing. It is found that among
all the controls, PFM current mode control can resolve the capacitor balanc-
ing issue. However, most of the solutions work only at a limited input and
output range. A hybrid current mode controller, a PFM current mode con-
troller comprising peak and valley current mode controls, is presented. Its
capability to maintain the capacitor voltage for the entire input and out-
put operating range is examined in this work. The hardware prototype is
implemented to demonstrate the functionality of this hybrid mode current
controller.
An alternative to resolve another challenge for power converters, asymmet-
rical gate driving signals caused by conventional level shifters, is also explored
here. Analysis of available designs is first presented; design improvement is
then introduced by adding a delay-equalized level shifter for the gate signal
generation. In the experiment, this design demonstrates its ability to pro-
vide minimum delay time and symmetrical gate signal to the power converter,
maximizing the efficiency of the power converter and meanwhile ensuring the
power converter operation.
The circuit packaging and implementation challenges faced throughout the
hardware implementation are documented in this work. Some of the circuit
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validation tests are limited by the available design components. Possible
improvements and future work based on these problems are suggested.
In summary, the theory, mathematical model and the simulation results
are validated through the hardware prototype. The hybrid SC converter
demonstrates its superior performance with the charge sharing loss elimina-
tion and effective passive component utilization. Therefore, it is anticipated
that this three-level boost converter will be beneficial for wireless sensor net-
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